Junior FPGA and Digital Design Engineer. Developed models and simulations to analyze how element spacing affects IRS behavior and wireless performance. Designed and simulated a dual-band UWB filter to meet high-frequency application requirements using Ansys HFSS.